Hello world with Misato: A 3-stage RISC-V core running on a ULX3S FPGA board

I'm implementing a 3-stage RISC-V core called Misato in nMigen. Here is a demonstration of an ADDI and JAL instruction running a loop. The LEDs are connected to the register that is used as a counter.