第16章数字钟设计《Verilog HDL设计与实战》

Joseph-Louis Lagrange

modelsim quartus verilog

description

完整播放列表：https://www.youtube.com/playlist?list=PLHpfx416EzLOtjC8iV_0oI0buhvKxdruO ... https://www.youtube.com/watch?v=c3vio0mLdJI

created

2023-08-25

staked

0.0 LBC

license

Copyrighted (contact publisher)

File size

43985718 Bytes